FUJITSU ELECTRONICS

Japan

Home | 日本語

Printable Version

  1. Home >
  2. Products & Services >
  3. FUJITSU ELECTRONICS INC.

 ZERONE |  OUTLINE |  SYSTEM CONFIGURATION |  FUNCTION |  SPECIFICATION |  DOWNLOAD |


ZERONE

ZERONE-S/ZERONE-G

Trace Functions

Large-capacity trace memory.(128MB total: 64MB packet memory + 64MB time/index memory)
・Can trace all packets: asynchronous packets,asynchronous/isochronous stream packets, PHY packets etc.
・High-capacity realtime trace filtering allows you to focus on the packets you need to analyze, enabling effective use of trace memory.

Trigger Functions

Set triggers not just for headers but also for payloads, using bitwise trigger settings. Use path and delay settings for more refined trace control.
・Triggers for each upper-level protocol
・Three-level sequential trigger
・Use "OR" specification with "Async" or "Tcode"
・Set trigger paths (1 to 15)
・Set trigger delay (from 1 to 32,767 packets, or from 1ms to approx. 6 days)

 Trace List & Sequence List
Trace List & Sequence List

Larger View

 Trigger Setting(Bit setting)
Trigger Setting(Bit setting)

Larger View

 Trigger Setting(List)
Trigger Setting(List)

Larger View


 Trace graphics 1
Trace graphics 1

Larger View

 Trace graphics 2
Trace graphics 2

Larger View


Data Display Functions

Powerful trace-data display functions facilitate analysis work and enable more efficient debugging.
[Window Views]
・Packet listing/ packet details
・Analysis of upper-level protocols (AV/C, SBP2, IP over 1394, and more)
・Graphical packet display
・Sequence charts (asynchronous packets)
・Channel-specific bandwidth usage rates (isochronous packets)
・Current topology map
・Topology-map history (recovered from trace data)
・Coordinated window displays
・Search functions optimized for ease-of-use

 Trace List & Sequence List
Trace List & Sequence List

Larger View

 Trace List & Topology-Map History
Trace List & Topology-Map History

Larger View


 Topology Map (current topology)
Topology Map (current topology)

Larger View

 Packet Detail
Packet Detail

Larger View


Time Display Functions

Support for various time displays, including: Packet time stamps, time span between adjacent packets, time span between two arbitrary packets,
path occupancy time per packet.
・Resolution: Approx. 40ns / 125us
・Maximum Range: Approx. 128 seconds / Approx. 6 days

Project Management

You can save GUI environment settings, trigger settings, trace data, and generator data into reusable project files. The analyzer supports multi-user environments.

IEEE1394 Compliance

Complies with IEEE Standard 1394-1995 and P1394a.
・Maximum transfer speed: Approx. 400 Mbps (S400)
・Hot-plugging is supported

Control Software

The software runs on the host PC and controls the analyzer over the communications line. The software can also be used to view trace data while the analyzer is offline.
・Software is supplied on a CD-ROM
・Requires a DOS/V PC equipped with USB port
・Runs on Windows 98 and 2000
・Connects to host PC by USB or LAN(10BASE-T)

ZERONE-G

Packet Generation

The generator port is implemented as a separate node (distinct from the analyzer port). The generator sends and receives asynchronous or isochronous packets in the specified sequence.

Packet Settings

Use these features to set the packet content and the packet transmission sequence. You can also set the content of packets to be received.
Add Packets sending, Asynchronous/Isochronous Packets identify sending,Isochronous Packets repeat sending,CRC error sending Ack error sending
・Sequence Blocks
Set up to 384 types of packet transmission sequences. Sequences can include waits and loops.
・Asynchronous Packet Blocks
Register up to 256 asynchronous packets (including PHY packets)
・sochronous&@Packet Blocks
Register up to 384 isochronous packets. Set continuous cycle transmission for any given packet, and set up multipacket transmissions per cycle.

 Sequence Setting
Sequence Setting

Larger View

 Packet Setting
Packet Setting

Larger View


Topology Analysis

Allows for easy monitoring and editing of CSR/Configuration ROM settings on devices connected to the 1394 bus.

 ConfigROM&CSR Setting
ConfigROM&CSR Setting

Larger View

Product Lineup

  • MST2161 ZERONE-G body
  • MST2150T PHY Board (Texas Instruments)
  • MST2150N PHY Board (NEC)
  • MST2150L PHY Board (Lucent Technology)
  • MST2191 1394 cable (6-pin <-> 6-pin)
  • MST2192 1394 cable (4-pin <-> 6-pin)