"Back to page" navigation uses functionality provided by javascript.
Please use browser "back" button to go back to the original page.

Home >
Products & Services >
FUJITSU ELECTRONICS INC.

ZERONE

Compact High-Performance Analyzers for the IEEE 1394 High-Speed Serial Bus

The new IEEE-1394 interface offers great potential for interconnecting computers with AV devices, information devices, and other digital home appliances-and will no doubt be supported by a wide range of new products. Engineers designing these products will want to use one of the new ZERONE analyzers from FUJITSU ELECTRONICS INC. ZERONE analyzers offer high performance in a remarkably compact and lightweight package, with built-in network capability and a powerful and easy-to-use graphical user interface. ZERONE-an ideal solution for those building 1394-compliant devices.

ZERONE

FUJITSU DEVICES INC. has produced the smallest, lightest, and easiest-to-use 1394 analyzers that you can find: the ZERONE-S (analyzer only) and ZERONE-G (analyzer + packet generator). These engineer-friendly devices offer great graphical displays, require minimal space, and will significantly ease your testing work.

Small enough to carry in your hand.
Reduces the required space for your development environment.

Includes LAN（10BASE-T） connection support.
Can be controlled by any PC on a network.

Rock-solid stability and versatile connectivity-essential requirements for any analyzer.

Sophisticated GUI offers powerful tool bars and effective graphical displays.

ZERONE

ZERONE

ZERONE-S/ZERONE-G

Trace Functions

Large-capacity trace memory.（128MB total: 64MB packet memory + 64MB time/index memory）
・Can trace all packets: asynchronous packets,asynchronous/isochronous stream packets, PHY packets etc.
・High-capacity realtime trace filtering allows you to focus on the packets you need to analyze, enabling effective use of trace memory.

Trigger Functions

Set triggers not just for headers but also for payloads, using bitwise trigger settings. Use path and delay settings for more refined trace control.
・Triggers for each upper-level protocol
・Three-level sequential trigger
・Use "OR" specification with "Async" or "Tcode"
・Set trigger paths （1 to 15）
・Set trigger delay （from 1 to 32,767 packets, or from 1ms to approx. 6 days）

Data Display Functions

Powerful trace-data display functions facilitate analysis work and enable more efficient debugging.
［Window Views］
・Packet listing/ packet details
・Analysis of upper-level protocols (AV/C, SBP2, IP over 1394, and more)
・Graphical packet display
・Sequence charts (asynchronous packets)
・Channel-specific bandwidth usage rates (isochronous packets)
・Current topology map
・Topology-map history (recovered from trace data)
・Coordinated window displays
・Search functions optimized for ease-of-use

Trace List & Sequence List

Larger View

Trace List & Topology-Map History

Larger View

Topology Map (current topology)

Larger View

Packet Detail

Larger View

Time Display Functions

Support for various time displays, including: Packet time stamps, time span between adjacent packets, time span between two arbitrary packets,
path occupancy time per packet.
・Resolution: Approx. 40ns / 125us
・Maximum Range: Approx. 128 seconds / Approx. 6 days

Project Management

You can save GUI environment settings, trigger settings, trace data, and generator data into reusable project files. The analyzer supports multi-user environments.

IEEE1394 Compliance

Complies with IEEE Standard 1394-1995 and P1394a.
・Maximum transfer speed: Approx. 400 Mbps （S400）
・Hot-plugging is supported

Control Software

The software runs on the host PC and controls the analyzer over the communications line. The software can also be used to view trace data while the analyzer is offline.
・Software is supplied on a CD-ROM
・Requires a DOS/V PC equipped with USB port
・Runs on Windows 98 and 2000
・Connects to host PC by USB or LAN（10BASE-T）

ZERONE-G

Packet Generation

The generator port is implemented as a separate node （distinct from the analyzer port）. The generator sends and receives asynchronous or isochronous packets in the specified sequence.

Packet Settings

Use these features to set the packet content and the packet transmission sequence. You can also set the content of packets to be received.
Add Packets sending, Asynchronous/Isochronous Packets identify sending,Isochronous Packets repeat sending,CRC error sending Ack error sending
・Sequence Blocks
Set up to 384 types of packet transmission sequences. Sequences can include waits and loops.
・Asynchronous Packet Blocks
Register up to 256 asynchronous packets (including PHY packets)
・sochronous&@Packet Blocks
Register up to 384 isochronous packets. Set continuous cycle transmission for any given packet, and set up multipacket transmissions per cycle.

Sequence Setting

Larger View

Packet Setting

Larger View

Topology Analysis

Allows for easy monitoring and editing of CSR/Configuration ROM settings on devices connected to the 1394 bus.

ConfigROM&CSR Setting

Larger View

Product Lineup

MST2161 ZERONE-G body
MST2150T PHY Board (Texas Instruments)
MST2150N PHY Board （NEC）
MST2150L PHY Board （Lucent Technology）
MST2191 1394 cable (6-pin <-> 6-pin)
MST2192 1394 cable (4-pin <-> 6-pin)

ZERONE

Trace Speed	100, 200, 400 Mbit/sec
Trace Capacity	128MB（64MB for packets, 64MB for time/index）
Trace Displays	・Header parameters, ACK code, and gap, for each 1394 packet type （including asynchronous streams）・Analysis of upper-level protocols(AV/C, CIP, SBP2, IPover1394 etc.) ・Graphical displays ・Time difference between adjacent packets; time difference between two arbitrary packets ・Packet-search functions optimized for ease-of-use
Trigger Functions	・Asynchronous-packet trigger conditions Destination ID, Source ID, tl, rt, Tcode, Destination Offset, ACK code （"OR"）, Tcode （"OR"）, Asynchronous stream ・Isochronous-packet trigger conditions Data Length, Tag, Channel, ・PHY-packet trigger conditions Self ID, LINK ON, PHY Configuration, Ping, Remote Access, Remote Reply, Remote Command, Remote Confirmation, Resume, Phy ID ・Trigger conditions for upper-level protocols AV/C command packet, CIP header parameters, SBP2 registers, Rcode （"OR"）, Length area ・Bit-pattern trigger Set "0", "1", or "Don't care" for 8 quadlets（for 4 quadlets at start ofpacket [fixed area] and 4 quadlets at designated offset ［variablearea］）. ・Error packet trigger Specified CRC error in header or payload
Realtime Trace Filtering Functions	Tcode （"OR"）, data skip, SRC/DST ID （"OR"）
Trace-Display Filtering Functions	・Error packet trigger Specified CRC error in header or payload ・Detailed Display Tcode（"OR"）, AV/C command packets, CIP header parameters
Topology Mapping	・Most recent topology Always shows map of the most recent topology. ・Most recent topology Always shows map of the most recent topology.
Trace-Data Save Formats	Binary, CSV, Text
1394 Connectors	Two 6-pin connectors; one 4-pin connector

Data Transmission Speed	100, 200, 400 Mbit/sec
Sequence-Block Capacity	384 steps x 256 blocks
Isochronous Packet-Block Capacity	4 Kbyte x 256 blocks
Asynchronous Packet-Block Capacity	2 Kbyte x 256 blocks
Packet Sending	Asynchronous packets （11 types , included Asynchronous stream）, isochronous packets
Packet Receiving	Asynchronous packets （10 types）
Packet Sending Function	Add Packets sending, Asynchronous/Isochronous Packets identify sending,Isochronous Packets repeat sending,CRC error sending Ack error sending
Other functions	・Packet sending after auto getting bandbathwidth ・Waiting sequence untill specified packet receiving ・Generate data be maked by trace data tranceformation
ConfigROM & CSR	User define possible about 100quadlet data in Generator memory area. User define memory area response
1394 Connectors	Two 6-pin connectors; one 4-pin connector

OS	Windows 98, 2000
Power	（AC adapter） Outputs DC16V, 2.5A
Dimensions	148W x 210D x 44H （mm）, excluding protrusions （connectors, etc.）
Weight	MST2151：Approx. 700g / MST2161： Approx. 900g
Host-PC Interface	USB, LAN（10BASE-T）